

100

Multi-Core Processor




FIG. 1

C




FIG. 2

Fig 3a




Fig 3b






Fig 3c

Fig 3d

Fig. 4a




Fig. 4b






Fig 4c

Fig 4d





Fig. 5


Fig. 6



Integrated Test Bus

Fig. 7

TAP Core Configuration Register






Fig. 8




Fig. 9